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Comparison of Josephson vortex flow transistors with different gate line configurations
J. Schuler,a) S. Weiss, T. Bauch, A. Marx,a) D. Koelle,b) and R. Grossa)
II. Physikalisches Institut, Universita¨t zu Ko¨ln, Zu¨lpicher Str. 77, D - 50937 Ko¨ln, Germany
We performed numerical simulations and experiments on Josephson vortex flow transistors based
on parallel arrays of YBa2Cu3O7−δ grain boundary junctions with a cross gate-line allowing to
operate the same devices in two different modes named Josephson fluxon transistor (JFT) and
Josephson fluxon-antifluxon transistor (JFAT). The simulations yield a general expression for the
current gain vs. number of junctions and normalized loop inductance and predict higher current
gain for the JFAT. The experiments are in good agreement with simulations and show improved
coupling between gate line and junctions for the JFAT as compared to the JFT.
The availability of a superconducting transistor is ex-
pected to significantly expand the application range of su-
perconducting electronics. This has stimulated consider-
able activities towards the development of three-terminal
devices based on Josephson junctions from high-transition-
temperature superconductors (HTS), which offer high in-
trinsic speed due to large products of critical current times
junction resistance. Among the various types which have
been investigated, the Josephson vortex flow transistor
(JVFT) shows probably the most promising performance
[1]. In JVFTs the density of Josephson vortices in either a
long Josephson junction or a parallel array of N small junc-
tions is controlled by applying a magnetic field via a control
(gate) current Ig flowing through a gate line. Hence, the
critical current Ic or the voltage V across the junction(s),
if biased at Ib > Ic, is controlled by Ig . A figure of merit is
the current gain g = |dIc/dIg|max, which is defined as the
slope of the Ic(Ig) characteristics in its steepest point. To
maximize the current gain various JVFT designs have been
developed which basically differ in (i) the type of Josephson
junctions, i.e. either a single long junction or an array of N
short junctions, coupled via N -1 loops (ii) the junction ge-
ometry, e.g. symmetric overlap or asymmetric in-line type
and (iii) the gate line geometry, in particular the relative
orientation of the gate line with respect to the junction(s).
We will focus here on parallel arrays of Josephson junc-
tions which offer more flexibility in design parameters as
compared to long junction JVFTs (e.g. variation of loop in-
ductance L via the loop dimensions). In a standard geome-
try the gate line is positioned parallel to the array, as shown
in Fig.1(a). We refer to this configuration as the Joseph-
son fluxon transistor (JFT). In this design the current gain
can be drastically improved by introducing an asymmetric
junction geometry [1,2]. Alternatively, instead of altering
the bias current distribution, the gate line can be oriented
perpendicularly to the junctions in the Josephson fluxon-
antifluxon transistor (JFAT), shown in Fig.1(b) [3,4]. The
JFAT seems to show improved gain as compared to the
symmetric JFT [3]. In this letter we present a comparative
study of both designs by numerical simulation and by exper-
iment, which is intended to clarify their different behavior
and which has not been understood so far.
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FIG. 1. Sketch of a JFT (a) and a JFAT (b) based on a
discrete array of HTS grain boundary Josephson junctions.
To model both the JFT and JFAT we numerically calcu-
lated the Ic(Ig)-characteristics for both gate line geometries
by using the image current model [4] with an algorithm as
described in detail in Ref. 5. In brief, the algorithm cal-
culates the distribution of junction currents and transverse
currents in a network of N parallel junctions coupled by
N − 1 loops as a function of applied magnetic flux and bias
current distribution in a self consistent way. We use the
first Josephson equation and fluxoid quantization for each
Josephson junction and each loop and current conservation
at each node of the array. Solutions for the maximum total
supercurrent through the network Ic are obtained by an iter-
ation method which is similar to the one developed for long
junctions as described in [6]. The gate line is assumed to be
separated from the bottom superconducting film by a thin
insulating layer, and a gate current Ig induces an image cur-
rent Ii = −kiIg in the superconductor. Obviously, the gain
scales linearly with the coupling constant 0 ≤ ki ≤ 1, and
for the simulated Ic(Ig)-characteristics we assume ki = 1.
All simulation results presented here were obtained with the
assumption of homogeneous distributions of the bias cur-
rent Ib, the critical junction currents I
0
c and the inductance
L of the loops with a fixed ratio wL/hL = 2 of loop width
wL and loop height hL. To a first approximation the value
of wL/hL does only affect the coupling coefficient. Hence,
all results regarding the scaling of g(N, βL) are not affected
by the choice of wL/hL.
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FIG. 2. Calculated gain gsim normalized by the number of
junctions N vs. normalized loop inductance βL for a JFT and
a JFAT. The lines are calculated from eq.(1).
From the numerically calculated Ic(Ig)-characteristics we
extract the current gain which depends on the type of gate
configuration, number N of junctions in the array and on
the normalized loop inductance βL = 2piLI
0
c /Φ0, where Φ0
is the flux quantum. Figure 2 summarizes our simulation
results in a plot of gain per junction gsim/N vs. βL for the
JFT (open symbols) and the JFAT (solid symbols) for differ-
ent values of N . For N ≥ 5 the gain gsim is linear in N for
both gate line configurations. Only in the case of N = 3
the gains per junction are noticeably lower. Furthermore,
gsim/N increases monotonically with βL and saturates at
gsim/N = g∞ if βL ≫ β0. Finally, gsim/N is higher for
the JFAT than for the corresponding JFT, except for small
values βL ≤ 2.4 (for N = 3) and βL ≤ 0.6 (for N ≥ 5). In
any case, gsim(N, βL) can be very well fitted by
gsim = Ng∞
βL
βL + β0
, (1)
with the fit parameters g∞ and β0 given in table I.
To compare our numerical simulation results with the
experiment we fabricated JVFTs based on YBa2Cu3O7−δ
(YBCO) grain boundary Josephson junctions. To place the
gate line directly over the junction arrays we used a three
layer process, with the YBCO film as the bottom layer sep-
arated by a polyimide insulating layer from the Au film
forming the gate lines. The 100 nm thick YBCO was epi-
taxially grown by pulsed laser deposition on a symmetric
24◦ SrTiO3 bicrystal and subsequently patterned using stan-
dard photolithography and Ar ion beam milling. Then, the
sample was spin coated with polyimide and after a soft-
bake the polyimide was photolithographically patterned and
post-baked. Finally, the top 50nm Au layer was deposited
by e-beam evaporation using a lift off process to form the
gate lines. All fabricated devices discussed in this paper
have loop dimensions wL = 6µm and hL = 3µm, and 1-
2µm wide junctions. Figure 3 shows a device with N = 3
junctions. Our design with a cross gate configuration per-
mits two modes of operation either as a JFT or as a JFAT.
This allows direct comparison of both transistor geometries
within a single device.
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FIG. 3. Optical micrograph of a JVFT with N = 3 YBCO
grain boundary junctions, and an Au cross gate line, which
allows operation of the device either as JFT or as JFAT. The
position of the grain boundary is marked as GB.
Figure 4 shows a direct comparison of the simulated and
the measured Ic(Ig)-characteristics of the device shown in
Fig.3 in both modes of operation at 77.2K. We find rea-
sonably good agreement of the simulated and the measured
Ic(Ig) characteristics, with βL = 13.4 determined from the
modulation depth of Ic [1,5]. Deviations are mainly caused
by two aspects, which are not considered in the algorithm.
Firstly, the critical current of the individual junctions is sup-
pressed in a magnetic field, leading to reduced maximum
Ic at the side maxima of the Ic(Ig)-curves as compared to
the maximum Ic at Ig = 0. Secondly, our algorithm does
not include thermal fluctuations, which lead to a rounding
of the measured Ic(Ig)-characteristics.
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FIG. 4. Measured Ic(Ig)-characteristics of a JVFT with
N=3 operated as a JFAT and as a JFT. For comparison the
calculated characteristics are shown as thin lines. For clarity
the JFT-data are offset by ∆Ic = −0.1mA.
Evidently, the experimentally realized gain of the JFAT
(gJFATmeas = 0.643) is substantially higher than the gain real-
ized in the JFT mode of operation (gJFTmeas = 0.386), which
can be attributed to two effects: Firstly, a smaller period
∆Ig = 4piI
0
c (1 +
hL
wL
)/(kiβL) of the Ic(Ig)-curves [1,5] for
the JFAT increases its gain due to improved coupling to the
gate line. From the measured ∆Ig and with βL = 13.4
we determine ki = 0.488 for the JFAT and ki = 0.326 for
the JFT. Secondly, an asymmetric distortion of the Ic(Ig)
characteristics of the JFAT increases its gain. This can be
explained by considering the JFAT as a parallel connection
of two asymmetric in-line type JFTs [1], with (N − 1)/2
loops [5]. This interpretation also explains the absence of
2
the small intermediate Ic-maxima for the 3-junction JFAT,
which are present for the 3-junction JFT [cf. Fig.4].
Figure 5 shows a compilation of measured gains and cou-
pling constants for different devices measured at variable
temperature. We were able to achieve gains as high as 5.5
for a device with N = 11 junctions, which was operated as
a JFAT. Here, only gains have been regarded, where the un-
derlying Ic(Ig)-characteristic does not show a discontinuity,
as in such a point the gain cannot be defined at all.
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FIG. 5. Measured gain gmeas vs. temperature T for three
devices. The inset shows measured (symbols) and fitted
(lines) coupling constants ki(T ) for the device with N = 3
junctions operated as JFT and JFAT.
We note that g increases with decreasing T for two rea-
sons: Firstly, we expect from our simulations that g in-
creases with βL, which becomes larger by lowering T due
to increasing I0c . Secondly, the gain increases linearly with
ki, which is expected to approximately scale as 1/λL [5], in
fairly good agreement with the data shown in the inset of
Fig.5. To compare the experimental data with the simula-
tion results shown in Fig.2 we normalize the measured gain
by the number N of junctions and by the fitted ki(T ) and
plot it vs. βL as determined from the modulation depth
of Ic. The result is shown in Fig.6 for the device shown in
Fig.3 with N = 3.
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FIG. 6. Measured normalized gain gmeas/(kiN) vs. βL for
a device with N = 3 junctions operated as JFT and JFAT.
The lines show the theoretical prediction from eq.(1) based
on numerical simulations.
We find reasonable agreement between the experimental
data and the theoretical lines, which are plotted from eq.(1)
with the values for the fitting parameters from table I. The
significant scatter of the data points is not surprising, given
the scatter in the data of ki(T ) for the JFAT and the un-
certainty in ki(T ) for the JFT for T < 70K [cf. inset of
Fig.5]. The most significant deviation from the numerical
simulation is found for the JFT-data which lie significantly
above the theoretical result for 10 < βL < 25. The reason
for this deviation has not been clarified yet.
In conclusion, our numerical simulations of the Ic(Ig)-
characteristics of JVFTs based on a parallel array of junc-
tions with two different gate line configurations predict su-
perior behavior of the JFAT over the JFT with respect
to current gain. Our experiments on JVFTs from YBCO
Josephson junctions with cross gate geometry allow direct
comparison of both types of JVFTs which resulted in an ex-
perimental confirmation of the numerical simulation results.
The reason for the superior behavior of the JFAT is twofold:
(i) the JFAT can be viewed as two parallel JFTs with asym-
metric inline junction geometry which induces asymmetric
Ic(Ig)-characteristics and, hence, an increase in current gain
over the symmetric JFT, and (ii) the coupling between gate
line and the junction array is almost a factor of two higher in
the JFAT configuration. The latter effect is not included in
the simulation results, but has been shown experimentally.
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TABLE I. Fit parameters obtained by fitting the simula-
tion results to eq.1.
Type N g∞ β0
JFT 3 0.380 1.27
≥ 5 0.390 0.80
JFAT 3 0.521 2.64
≥ 5 0.632 1.67
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